"CellMath Designer enabled our team to significantly reduce overall chip power and reduce datapath area while meeting the throughput requirements in our critical signal processing blocks."

Sridhar Begur
Vice President,
ASIC Engineering
Teranetics
PRODUCTS AND SERVICES  |  CASE STUDIES  |  ABOUT ARITHMATICA  |  NEWS  |  CONTACT